

**Amendments to the Specification:**

Please replace the paragraph beginning at page 13, line 14, with the following rewritten paragraph:

In the illustrated embodiment, the automated detection circuitry in control circuit 28 is implemented using one or more OR gates that together implement a logical-OR operation, as represented at block 50. In the illustrated implementation, each of the bits in each of the communication registers 46 is fed to logic gate 50 to perform logical-OR operation on all of the bits in all of the communication registers. Thus, for example, in the implementation illustrated in Fig. 4, assuming  $N$  communication registers, each being  $W$  bits in width, a  $W \times N$  bit binary OR gate may be utilized to generate the interrupt signal. In the illustrated embodiment, for example, four network ports and dedicated 64-bit communication registers may be used, whereby block ~~bock~~ 50 may incorporate 256 binary inputs.

Page 2 of 15  
Serial No. 09/845,933  
Amendment and Response dated August 2, 2005  
Reply to Office Action of May 2, 2005  
IBM Docket ROC920010009US1  
WH&E IBM/187  
K:\vbm\187\Amendment and Response re 5-2-05 OA.wpd